| SHIBATA T, OHMI T. A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations [J]. IEEE Transactions on Electron Devices, 1992, 39(6): 1444-1455. doi: 10.1109/16.137325 |
| SHIBATA T, OHMI T. An Intelligent MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations [C] //Electron Devices Meeting, 1991. IEDM'91. Technical Digest. International. IEEE Xplore. Washington: 1992: 919-922. |
| ISHII H, SHIBATA T, KOSAKA H, et al. Hardware-Back Propagation Learning of Neuron MOS Neural Networks [C] //Electron Devices Meeting, 1992. IEDM'92. Technical Digest. International.IEEE Xplore, 1993: 435-438. |
| SHIBATA T, KOSAKA H, ISHII H, et al. A Neuron-MOS Neural Network Using Self-Learning-Compatible Synapse Circuits [J]. IEEE Journal of Solid-State Circuits, 1995, 30(8): 913-922. doi: 10.1109/4.400434 |
| OKADA A, SHIBATA T. A Neuron-MOS Parallel Associator for High-Speed CDMA Matched Filter [C] //IEEE International Symposium on Circuits and Systems. Orlando: IEEE, 1999: 392-395. |
| SHIBATA T, AU R, et al. Neuron-MOS Multiple-Valued Intelligent Memory Technology [J]. Ieice Technical Report Computer Systems, 1994, 94: 1-8. |
| ZHANG R, KANEKO M. Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism [J]. Acm Transactions on Design Automation of Electronic Systems, 2015, 20(4): 1-19. |
| CHUA L O. Memristor-The missing circuit element [J]. IEEE Transactions on Circuit Theory, 1971, 18(5): 507-519. doi: 10.1109/TCT.1971.1083337 |
| 高士咏, 段书凯, 王丽丹.忆阻细胞神经网络及图像去噪和边缘提取中的应用[J].西南大学学报(自然科学版), 2011, 33(11): 63-70. |
| PICKETT M D, STRUKOV D B, BORGHETTI J L, et al. Switching Dynamics in Titanium Dioxide Memristive Devices [J]. Journal of Applied Physics, 2009, 106(7): 074508. doi: 10.1063/1.3236506 |
| PAPANDROULIDAKIS G, VOURKAS I, VASILEIADIS N, et al. Boolean Logic Operations and Computing Circuits Based on Memristors [J]. Circuits & Systems Ⅱ Express Briefs IEEE Transactions on, 2014, 61(12): 972-976. |
| KIM H, SAH M P, YANG C, et al. Memristor Bridge Synapses [J]. Proceedings of the IEEE, 2012, 100(6): 2061-2070. doi: 10.1109/JPROC.2011.2166749 |
| KVATINSKY S, FRIEDMAN E G, KOLODNY A, et al. TEAM: Threshold Adaptive Memristor Model [J]. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers, 2013, 60(1): 211-221. doi: 10.1109/TCSI.2012.2215714 |
| KVATINSKY S, RAMADAN M, FRIEDMAN E G, et al. VTEAM: A General Model for Voltage-Controlled Memristors [J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2015, 62(8): 786-790. doi: 10.1109/TCSII.2015.2433536 |