CHAI T C, ZHANG X, LAU J H, et al. Development of Large Die Fine-Pitch Cu/Low- FCBGA Package with Through Silicon via (TSV) Interposer[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1(5): 660-672. doi: 10.1109/TCPMT.2010.2101911
LI J, LIU L G, MA B K, et al. Dynamics Features of Cu-Wire Bonding during Overhang Bonding Process[J]. IEEE Electron Device Letters, 2011, 32(12): 1731-1733. doi: 10.1109/LED.2011.2168190
LEFEBVRE M, ALLARDYCE G, SEITA M, et al. Copper Electroplating Technology for Microvia Filling. 2003, 29(2): 9-14.
KOBAYASHI T, KAWASAKI J, MIHARA K, et al. Via-Filling Using Electroplating for Build-up PCBs[J]. ElectrochimicaActa, 2001.
LU K H, RYU S K, ZHAO Q, et al. Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects[C] //2010 Proceedings 60th Electronic Components and Technology Conference (ECTC). June 1-4, 2010, Las Vegas, NV, USA. IEEE, 2010: 40-45.
YOON S W, KU J H, SUTHIWONGSUNTHORN N, et al. Fabrication and Packaging of Microbump Interconnections for 3D TSV[C] //2009 IEEE International Conference on 3D System Integration. September 28-30, 2009, San Francisco, CA, USA. IEEE, 2009: 1-5.
LAU J H. Evolution and Outlook of TSV and 3D IC/Si Integration[C] //2010 12th Electronics Packaging Technology Conference. December 8-10, 2010, Singapore. IEEE, 2010: 560-570.
KANG W, ZHANG M, ZHU Y, et al. A Stress Relief Method for Copper Filled Through Silicon Via with Parylene on Sidewall[C] // 2010 11th International Conference on Electronic Packaging Technology & High Density Packaging. August 16-19, Xi'an. IEEE, 2010: 98-101.
PAN Y, LI F, HE H, et al. Effects of Dimension Parameters and Defect on TSV Thermal Behavior for 3D IC Packaging[J]. Microelectronics Reliability, 2017, 70: 97-102. doi: 10.1016/j.microrel.2017.02.001
BULLETIN M. Through-Silicon Via Stress Characteristics and Reliability Impact on 3D Integrated Circuits-Related Articles[J]. MRS Bulletin, 2015, 40(3): 248-256. doi: 10.1557/mrs.2015.30
陈孟钢, 石亚伟, 谭向兵, 等. PCB中两种拓扑结构的串扰分析与优化模型[J]. 西南大学学报(自然科学版), 2007, 29(9): 143-146.
顾雯雯. 介电电泳细胞分析芯片结构设计及实验研究[J]. 西南大学学报(自然科学版), 2015, 37(4): 158-163.
SEBASTIAN M T, JANTUNEN H. Low Loss Dielectric Materials for LTCC Applications: a Review[J]. International Materials Reviews, 2008, 53(2): 57-90. doi: 10.1179/174328008X277524
WANG F L, CHEN X Y, ZHANG W J, et al. Synthesis and Characterization of Borosilicate Glass/Beta-Spodumene/Al2O3 Composites with Low CTE Value for LTCC Applications[J]. Journal of Materials Science: Materials in Electronics, 2018, 29(11): 9038-9044. doi: 10.1007/s10854-018-8929-z
侯旎璐, 汪洋, 刘清超. LTCC技术简介及其发展现状[J]. 电子产品可靠性与环境试验, 2017, 35(1): 50-55.
RABIE M A, PREMACHANDRAN C S, RANJAN R, et al. Novel Stress-Free Keep Out Zone Process Development for Via Middle TSV in 20 nm Planar CMOS Technology[C] //IEEE International Interconnect Technology Conference. May 20-23, 2014, San Jose, CA, USA. IEEE, 2014: 203-206.
SHI Y B, YIN W Y, MAO J F, et al. Transient Electrothermal Analysis of Multilevel Interconnects in the Presence of ESD Pulses Using the Nonlinear Time-Domain Finite-Element Method[J]. IEEE Transactions on Electromagnetic Compatibility, 2009, 51(3): 774-783. doi: 10.1109/TEMC.2009.2017026
WANG X P, YIN W Y, HE S L. Multiphysics Characterization of Transient Electrothermomechanical Responses of Through-Silicon Vias Applied with a Periodic Voltage Pulse[J]. IEEE Transactions on Electron Devices, 2010, 57(6): 1382-1389.
KONG F Z, YIN W Y, MAO J F, et al. Electro-Thermo-Mechanical Characterizations of Various Wire Bonding Interconnects Illuminated by an Electromagnetic Pulse[J]. IEEE Transactions on Advanced Packaging, 2010, 33(3): 729-737.